



FIG.2 DATA-**CONVENTIONAL** MUX32 0 1 2 3 4 5 6 REG-MUX 33 A-REG28 0 1 DIN DOUT 2 ALU P1/ ENABLE SIGNAL LD В **8** CLOCK SIGNAL 21 DOUT CONVENTIONAL DATA MEMORY DATA FLOW OF PRESENT EMBODIMENT

CONVENTIONAL DATA FLOW








FIG.6 PRIOR ART

EXAMPLE OF CONTROL IN SINGLE CLOCK (IN LDA & STA CONTINUOUS COMMAND)








FIG.7












FIG.12

Y 1 7

81 ∼

